


FIG. 1



# FIG. 2

The diagram illustrates a network architecture for satellite-based data transmission. At the top, a **Satellite** (20) is shown in orbit, receiving **Either C or Ku Band Satellite Signal** and transmitting **TCP/IP Ethernet packets** (16). The ground station consists of a **Satellite dish** (30) and a **Satellite dish** (31). The **Satellite dish** (30) receives the signal and sends it to a **Receiver** (32), which is connected to an **EDS Card** (34). The **Receiver** (32) also receives **RF Signal** (32) and outputs **SGII** (34). The **EDS Card** (34) is connected to an **ETHERNET LAN** (12). The **ETHERNET LAN** (12) is connected to **Client PC1** (14) and **Client PC2** (16). The **ETHERNET LAN** (12) also connects to a **Modem** (44), which is connected to a **Phone Network** (39). The **Phone Network** (39) is connected to a **Content Server** (46) and a **Modem** (46). The **Content Server** (46) is connected to a **Router** (22) via an **ETHERNET** (18). The **Router** (22) is connected to a **Multiplexer** (24) via an **Ethernet Port on Router**. The **Multiplexer** (24) receives **RS422 service input into multiplexer** and outputs **RS422 signals** (22) to the **Router** (22). The **Multiplexer** (24) also outputs **RS422 Aggregate MX3 TDM Data Stream** (26) to a **Modulator** (26). The **Modulator** (26) outputs a **70MHz IF QPSK or BPSK modulated signal** (28) to a **Satellite dish** (28). The **Satellite dish** (28) transmits the signal to the **Satellite** (20). The **Modulator** (26) also outputs **Demultiplex the MX3 stream to recover the individual service data streams** (32) to the **Receiver** (32). The **Receiver** (32) outputs **Recovers original TCP/IP data packets by removing HDLC encapsulation. Do address filtering and pass resulting TCP/IP packets to Ethernet.** (34) to the **ETHERNET LAN** (12). The **ETHERNET LAN** (12) also outputs **TCP/IP packets received from remote sites.** (46) to the **Content Server** (46). The **Content Server** (46) outputs **TCP/IP packets addressed for head-end server or remote gateway routed from LAN to RS232 serial stream.** (44) to the **Modem** (44).




FIG. 3  
PRIOR ART




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8








FIG. 9B

9B-1
9B-2

FIG. 9B-1






FIG. 9B-2




11/25

FIG. 10A





12/25


FIG. 10B



VALOR: ST7011  
HALO: TG42-1406N1  
BELFUSE: S553-0716



IBM COMPATIBLE PC RS-232 DB-9 MALE PINOUT:  
PIN 2 - RX INPUT TO PC  
PIN 3 - TX OUTPUT FROM PC  
PIN 5 - GROUND  
PIN 7 - RTS OUTPUT FROM PC  
PIN 8 - CTS INPUT TO PC






FIG. 11B

NOTE:




FG1 SHOULD BE CONNECTED  
TO CHASSIS GROUND


FIG. 12A

FIG. 12A-1


12A-1	12A-2
12A-3	12A-4




10K (CTS 767-16-1-103-JTR)




10K (CTS 767-16-1-103-JTR)





10K (CTS 767-16-1-103-JTR)



10K (CTS 767-16-1-103-JTR)



10K (CTS 767-16-1-103-JTR)



PORTS A,B,C AND D DO  
NOT HAVE MPC860  
INTERNAL PULLUP  
RESISTORS.

FIG. 12A-2







FIG. 12A-3

## BACKGROUND DEBUG MODE CONNECTOR



PCMCIA PORT IPA IS USED FOR A  
HARDWARE REVISION REGISTER  
WHICH IS READ BY SOFTWARE. EACH  
TIME THE BOARD IS REVISED THE  
VALUE SHOULD BE INCREMENTED.

IPB7 CONFIGURED AS AT3  
IPB6 CONFIGURED AS AT0  
IPB5 CONFIGURED AS VF1  
IPB4 CONFIGURED AS VF0  
IPB3 CONFIGURED AS VF2  
IPB2 CONFIGURED AS AT2

IPA7	T3
IPA6	T6
IPA5	U5
IPA4	U4
IPA3	W2
IPA2	U3
IPA1	T4
IPA0	T5
IPB7	H1
IPB6	K3
IPB5	J4
IPB4	G2
IPB3	G1
IPB2	J2
BDM6	VFLS1
BDM1	VFLS0
BDM8	DSDI
BDM10	DSDO
BDM4	DSCK
TMS	G18
XTAL	N1
EXTCLK	N2
TEXP	N3
AS	L3
BADDR30/REG	K4
BADDR29	M2
BADDR28	M3
PORESET	R2
SRESET	P2
HRESET	N4
RSTCONF	P3
IRQ7	W15
FRZ/IRQ6	G3
DP3/IRQ6	V4
DP2/IRQ5	W4
DP1/IRQ4	V5
KR/IRQ4	K1
DP0/IRQ3	V3
CR/IRQ3	F2
CR/IRQ3	H3
RSV/IRQ2	U14
IRQ1	V14
IRQ0	V14
BR	G4
BG	E2
BB	E1
OP3/MODCK2/DSC0	M4
OP2/MODCK1/STS	L1
OP1	L2
OP0	L4

FIG. 12A-4




FIG. 12B

12B-1	12B-2
12B-3	12B-4

FIG. 12B-1







FIG. 12B-2



H6 GND  
H7 GND  
H8 GND  
H9 GND  
H10 GND  
H11 GND  
H12 GND  
H13 GND  
H14 GND  
GND  
J6 GND  
J7 GND  
J8 GND  
J9 GND  
J10 GND  
J11 GND  
J12 GND  
J13 GND  
J14 GND  
GND  
L6 GND  
L7 GND  
L8 GND  
L9 GND  
L10 GND  
L11 GND  
L12 GND  
L13 GND  
L14 GND  
GND  
M6 GND  
M7 GND  
M8 GND  
M9 GND  
M10 GND  
M11 GND  
M12 GND  
M13 GND  
M14 GND  
GND  
N6 GND  
N7 GND  
N8 GND  
N9 GND  
N10 GND  
N11 GND  
N12 GND  
N13 GND  
N14 GND  
GND  
P6 GND  
P7 GND  
P8 GND  
P9 GND  
P10 GND  
P11 GND  
P12 GND  
P13 GND  
P14 GND  
GND

VDDH F4  
VDDH P4  
VDDH T14  
VDDH F16  
VDDH P16  
GND  
KAPAR R1  
GND  
VDDSYN1 T1  
GND

FIG. 12B-3





FIG. 12B-4

23/25  
**FIG. 13**








FIG. 15

